International Journal of Power System Operation and Energy
Management
Volume 2

Issue 4

Article 13

October 2013

A 0.1-2 GHZ LOW POWER FOLDED RF FRONT-END WITH MERGED
LNA AND MIXER FOR SOFTWARE-DEFINED RADIO
APPLICATIONS
MANJULA. K
RITM Bangalore., manjula.bhagyakrishna@gmail.com

PRATHIBHA. S. K
RITM Bangalore., pratibharachoti@gmail.com

Follow this and additional works at: https://www.interscience.in/ijpsoem
Part of the Power and Energy Commons

Recommended Citation
K, MANJULA. and S. K, PRATHIBHA. (2013) "A 0.1-2 GHZ LOW POWER FOLDED RF FRONT-END WITH
MERGED LNA AND MIXER FOR SOFTWARE-DEFINED RADIO APPLICATIONS," International Journal of
Power System Operation and Energy Management: Vol. 2 : Iss. 4 , Article 13.
DOI: 10.47893/IJPSOEM.2013.1106
Available at: https://www.interscience.in/ijpsoem/vol2/iss4/13

This Article is brought to you for free and open access by the Interscience Journals at Interscience Research
Network. It has been accepted for inclusion in International Journal of Power System Operation and Energy
Management by an authorized editor of Interscience Research Network. For more information, please contact
sritampatnaik@gmail.com.

A 0.1-2 GHZ LOW POWER FOLDED RF FRONT-END WITH
MERGED LNA AND MIXER FOR SOFTWARE-DEFINED
RADIO APPLICATIONS
MANJULA. K1 & PRATHIBHA. S. K2
1,2

RITM Bangalore.
E-mail : manjula.bhagyakrishna@gmail.com & pratibharachoti@gmail.com

Abstract - In this paper, A Software-Defined Radio (SDR) RF front-end is presented that contains merged LNA and
mixers, VGAs, and frequency synthesizer, supporting various wireless communication standards in 0.1-2 GHz while
guaranteeing a power/performance trade-off at any time. The proposed low power RF front-end uses the folded and
current reuse techniques. for 0.18 um RF CMOS technology with 1.8V supply voltage. In the receive path the
proposed design achieves a Noise Figure of 3.8 dB at 160 MHz and 5.5 dB at 2GHz. The Output-referred 3rd-order
Intercept Point (OIP3) is high up to 21.3 dBm at 800 MHz. The voltage gain of the front- end is between 16-44 dB.
The phase mismatch of LO quadrature signals is lower than 3deg.It consumes 13.8 mW at the 1.7V supply.
Key Words: SDR; LNA; Mixer; VGA

I.

INTRODUCTION

The demand for the integration of multiple
standards into a single portable terminal is
growing together with the proliferation of
wireless communication standards [1]-[3]. Such
handsets could be implemented with multiple
parallel.
dedicated front-ends integrated
in
However, that solution is everything but optimal
for
cost. A Software-Defined Radio (SDR)
optimizes the functionality versus area trade-off, by
programming a versatile front-end to the desired
standard. The boundary conditions being that for
each supported standard both performance and
power consumption should be comparable to
dedicated solutions. The SDR front-end should be
compatible with various wireless communication
standards, including DRM, DAB, DVB-H, GSM and
GPS.

signals.
Compared
to
traditionally wireless
communication applications the linearity of the
proposed I/Q mixer should be high enough to
prevent the receiver from being blocked by the large
signals in adjacent bands. The VGAs is added to
provide a moderate signal power level to the
Discrete-Time Domain. In order to provide LO
quadrature
signals,
a
wideband
frequency
synthesizer consists of a single loop PLL and
wideband high speed frequency dividers. The detail
analysis and circuits design are present in section II.
II. CIRCUITS DESIGN
Referring to Fig.1, the RF front-end consists of
four parts: single-ended input and differential
output LNA, I/Q mixer, two VGAs and wideband
frequency synthesizer. The LNA must have the
lowest possible Noise Figure and high enough gain
to suppress the noise contribution of the second
stage. The mixer and the VGAs are designed
aiming for high linearity. The VGAs should have
the linear-in-dB property. Meanwhile, the
frequency synthesizer should have the wide band,
low phase noise and better orthogonality.
A.

Figure 1. Simplified SDR block diagram
The system architecture is presented in Fig.1. The

direct- conversion architecture is the best candidate
to realize such SDR as it has the highest potential
to reduce the cost, size and power. The receiver
usually contains two major parts of the RF-Domain
and the Discrete-Time Domain. In RF Domain, a
single wideband LNA is used instead of the multiLNA solutions. Single-ended input LNAs are
preferred to save I/O pins and because antennas
and RF filters usually produce
single-ended

Low Noise Amplifier

Fig.2 shows the schematic of the proposed
LNA for SDR applications. It consists of three
stages. The first stage is Low Noise Stage (LNS).
The LNS is a low noise amplifier exploiting a
noise-canceling technology [4]. The Noise
Figure is calculated as follows:
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In Eq. (1), the parameter Rs and Rf are used to
quantify the source load impedance and the
feedback resistance. parameter γ is noise parameter
of transistors. For a deep- submicron MOSFET, the
value of γ is usually between 1 and 3. K is an
experiential parameter.
The second stage is a Single to Differential
Converter (SDC). The compensatory capacitor C1
is parallel to the resistor R1
to make the
mismatch of the amplitude and the phase of the
output differential signal lower than 0.3 dB and
4 degrees.
The third stage is a Differential Multiple Gate
Transistor (DMGTR) [5]. The M11 and M12
are Fully Differential Amplifiers (FDA), the M13
and M14
are Pseudo-Differential Amplifiers
m
(PDA). The FDA usually suffers from low
”.
linearity problems due to the negative g
Fortunately, when bias the PDA from saturation to
near threshold regime, the g ” of the PDA can
be moved from negative to positive.m From the
above consideration, the negative value of g ” m
which degrades linearity of FDA can be
compensated by positive value of gm
in the PDA by adjusting the bias and transistor size of
PDA. This method does not require extra power
consumption, but the OIP3 can be improved above 10
dB.

Figure 2.

Figure 3.

Schemetic of the LNA

Schemetic of the mixer

Figure 4.

Schemetic of the VGA

B.

Mixer
Fig.3 shows the schematic of the mixer.
The mixer consists of two modified double
balanced Gilbert cell. Compared to the traditional
double balanced Gilbert cell, the input
transconductance stage of proposed mixer uses
the DMGTR topology.
It
can achieve high linearity but consume the
same power than the FDA topology.
C. Variable Gain Amplifer
Signal-summing topology has been widely
used in low- power and high-frequency VGA
design. Fig. 4 shows the circuit schematic of the
proposed signal-summing variable- gain stage with
exponential gain control. Compared with the
previous work in [6], the proposed variable-gain
stage used PMOS transistors M7 and M8 as a
and R2
load instead of a resistor resistors R1
are used as a common-mode feedback circuit, the
tail current source is eliminated to enhance the
linearity of VGA in low voltage supply process.
With the same linear-in-dB gain characteristics on
the control voltage, the output voltage swing is
larger than the design in [6], especially at the
low-gain mode when the input signal is a large
signal. The reason is that the DC equivalent
resistance of PMOS load in proposed VGA is large
than the resistor in [6], while the AC smallsignal equivalent resistance maintains the same.
The DC voltage at the drain of the PMOS M7
and M8 is around 1.3V in low-gain mode, while
the DC voltage of resistor load in [6] is 1.7V. So,
the total harmonic distortion in proposed VGA is
much smaller than the previous signal-summing
VGA design.
The exponential gain control circuit is shown in
Fig. 4. The PMOS transistor M11 works in linear
region and in common-source configurations. By
the
combining the variable- gain stage and
exponential gain control circuit, the logarithmic
current gain of the circuit becomes linear along with
the control voltage as follows.
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D. Frequency Synthesizerr
Fig.5 shows the schematic of the frequency
synthesizer. The frequency synthesizer consists of a
phase frequency detector (PFD), a charge pump
(CP), loop filters (LP), a voltage
controlled
oscillator (VCO), a swallow pulse frequency
divider (SPFD) and a multi-mode frequency
divider (MMFD).
Compared to the ordinary
structure, the proposed frequency synthesizer with
additional MMFD can achieve better orthogonality
and maintain wideband property.

technology is considered, the proposed RF front-end
achieves the smallest power consumption and the highest
gain among the other lowpower RF front-ends. The
proposed folded RF front-end achieves not only the low
power consumption, but also high gain compared with
other RF front-ends.
Typically, two methods, folded technique and current
reuse method, are used for low power operation . In
folded technique, the stacked circuit is converted to a
cascade circuit.
The power consumption decreases because VDD is
lowered by reducing the stacks, while the chip size
increases by the added inductor. This method can be
applied to high gain circuits because this method
increases the voltage headroom due to the reduced
stacks. Current reuse method can decrease the current
consumption by converting the cascade connected circuit
to the stacked circuit.
By sharing current, the power consumption decreases.
However, because this method can reduce the voltage
headroom due to the increased stacks, its linearity is
limited.
III. COMPARISON BETWEEN PROPOSED LOW
POWER FOLDED RF FRONT END & GENERAL
RF FRONT END

Figure 5. Schematic of the frequency synthesizer
Current(mA)

E. Operation Principle and design of the proposed
low
power folded RF front end
The proposed RF front-end uses a folded mixer.
Figure
6 shows the schematic of the folded Gilbert cell mixer.
The use of folded technique can decrease the power
consumption because the switching stage of the mixer
does not need large current. High voltage headroom is
also achieved. Another merit of the folded mixer is to
have low flicker noise.
However, if PMOS is used at a switching stage of the
mixer, flicker noise can be difference of CMOS
technology is considered, the proposed RF front-end
achieves the smallest power consumption and the highest
gain among the other lowpower RF front-ends. The
proposed folded RF front-end achieves not only the low
power consumption, but also high gain compared with
other RF front-ends.

Power(mW)

Proposed
Design

8.11

13.8

Conventional
Design

46.35

78.8

From the above table we can summarize that the
conventional design consumes six times more power
than the proposed low power folded RF front end with
merged LNA and Mixer The proposed RF front-end can
be used in direct conversion receiver for a relatively
narrow bandwidth system.
IV. EXPECTED RESULTS

A. Variable Gain Amplifier
Fig.8 shows the post-simulated voltage gain of
VGA with the control voltage from 0.2 V to 1.6 V in
0.2 dB step. This VGA operates up to 700 MHz.
The linear in-dB variable-gain range is from -10dB up
to 18dB.

Fig. 6. The schematic of the folded Gilbert cell mixer

However, if PMOS is used at a switching stage of the
mixer, flicker noise can be difference of CMOS

Figure 7. Post-simulated linear-in-dB characteristics of VGA
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B. Frequency Synthesizer
TABLE I. SUMMARY OF THE PROPOSED DESIGN

When the control voltage is 0.9 V and the controlcode is ‘0000’, the post–simulated phase noise of VCO
is shown in Fig 8.
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